show controllers cxbus Command
The show controllers cxbus exec command is used on the Cisco 7x00 series routers to display information about the SP, the CxBus controller, and the contents and microcode of cards attached to the bus. This command's output for the most part is useful for diagnostic tasks performed by Cisco support engineers only. Example 4-11 is a sample output of the show controllers cxbus command executed on a Cisco 7000 router.
Example 4-11 A Sample Output of the show controllers cxbus Command
|
Router# show controllers cxbus |
|
Switch Processor 5, hardware version 11.1, microcode version 172.6 |
|
Microcode loaded from system |
|
512 Kbytes of main memory, 128 Kbytes cache memory |
|
75 1520 byte buffers, 86 4484 byte buffers |
|
Restarts: 0 line down, 0 hung output, 0 controller error |
|
CIP 3, hardware version 1.1, microcode version 170.1 |
|
Microcode loaded from system |
|
CPU utilization 7%, sram 145600/512K, dram 86688/2M |
|
Interface 24 - Channel 3/0 |
|
43 buffer RX queue threshold, 61 buffer TX queue limit, buffer size 4484 |
|
ift 0007, rql 32, tq 0000 0468, tql 61 |
|
Transmitter delay is 0 microseconds |
|
Interface 25 - Channel 3/1 |
|
43 buffer RX queue threshold, 61 buffer TX queue limit, buffer size 4484 |
|
ift 0007, rql 34, tq 0000 0000, tql 61 |
|
Transmitter delay is 0 microseconds |
|
. |
|
. |
|
. |
The top portion of the output displayed by Example 4-11 tells you the SP's hardware and microcode version, main memory and cache memory size, number of different buffer sizes, and the number of restarts due to line down (communication line), hung output, or controller error. The second part of the output displayed by Example 4-11 includes information about the Channel Interface Processor (CIP). In this section, you can see the CIP's hardware and microcode version, CPU utilization, free and total SRAM memory (Static RAM is a high speed memory used for operational code), free and total DRAM memory (Dynamic RAM is normal memory used for packets, data,and so on), and information about each of the CIP interfaces.